

In the Claims:

1. (Currently Amended) A method for increasing ~~the a-structure-size~~ of main structures ~~[[in]]~~ below a selected depth ~~[[in]]~~ beneath the surface of a semiconductor substrate, comprising:

providing a semiconductor substrate comprising a crystalline material with a crystal lattice with crystal faces that are more resistant to etching and with crystal faces that are less resistant to etching;

forming said ~~arranging~~ main structures ~~[[on]]~~ having sidewalls in the semiconductor substrate in checkered fashion in first areas of a rectangular surface grid, at a surface of the semiconductor substrate, said first areas of said rectangular surface grid alternating in each case in alternation with second areas of said grid, said second areas for forming secondary structures ~~formed in each case substantially~~ in a section of the semiconductor substrate that is near ~~[[a]]~~ said surface thereof;

setting x, y axes of the surface grid to be parallel to the crystal faces that are less resistant to etching; and

~~performing area-selective etching~~ said sidewalls of said formed main structures to increase the ~~structure-size~~ of the main structures below said selected depth such that sections of the main trench structures formed in said semiconductor substrate, ~~which are located~~ extend below ~~secondary structures are made available for the formation of extended main structures~~ said second areas of said surface.

2. (Currently Amended) The method of claim ~~[[1]]~~ 21, wherein a large structure having the main structures is imaged onto the surface of the semiconductor substrate by means of an

exposure device with the x, y axes of the surface grid parallel to the crystal faces of the semiconductor substrate that are less resistant to etching.

3. (Original) The method of claim 2, wherein prior to imaging, a mask having a rectangularly patterned mask layout of the large structure is oriented in accordance with the crystal faces of the semiconductor substrate that are less resistant to etching.

4. (Currently Amended) The method of claim ~~[[1]]~~ 21, wherein a semiconductor wafer is provided as the semiconductor substrate and a marking identifying a crystal orientation of the crystal lattice is provided at and/or on the semiconductor wafer.

5. (Original) The method of claim 4, wherein a crystal orientation identifying the orientation of the crystal faces that are less resistant to etching is identified by the marking.

6. (Original) The method of claim 5, wherein the marking is used for the orientation of a mask in an exposure device.

7. (Currently Amended) The method of claim ~~[[1]]~~ 21, further comprising providing the main structures at the surface of the semiconductor substrate with an oval cross section.

8. (Currently Amended) The method of claim ~~[[1]]~~ 21, wherein monocrystalline silicon is provided as the material of the semiconductor substrate.

9. (Original) The method of claim 8, wherein the surface grid is oriented in accordance with a <100> crystal orientation of the monocrystalline silicon.

10. (Original) The method of claim 9, wherein during the area-selective etching, the $\langle 100 \rangle$ crystal faces having a lower etching resistance are etched more rapidly than the $\langle 110 \rangle$ crystal faces that are more resistant to etching.

11. (Currently Amended) The method of claim ~~[[1]]~~ 21, wherein upper sections of the main trench structures, in upper sections between the surface of the semiconductor substrate and at least one lower edge of the secondary structures, are provided with a protective layer that is resistant at least toward to the expanding etching process for increasing the size of said main trench structure.

12. (Currently Amended) The method of claim ~~[[1]]~~ 21, wherein the main trench structures are functionally designed, as storage capacitances.

13. (Currently Amended) The method of claim ~~[[1]]~~ 21, wherein the secondary structures are selection transistors formed in the second areas for use with functionally designed as selection transistors assigned to the storage capacitances of DRAM cells.

14.-20. (Canceled)

21. (New) A method for increasing a structure size of main structures in depth in a semiconductor substrate, comprising:

providing a semiconductor substrate comprising a crystalline material with a crystal lattice with crystal faces that are more resistant to etching and with crystal faces that are less resistant to etching;

arranging main structures on the semiconductor substrate in checkered fashion in a

rectangular surface grid, at a surface of the semiconductor substrate, in each case in alternation with secondary structures formed in each case substantially in a section of the semiconductor substrate that is near a surface thereof;

setting x, y axes of the surface grid to be parallel to the crystal faces that are less resistant to etching; and

performing area-selective etching to increase the structure size of the main structures such that sections of the semiconductor substrate, which are located below secondary structures are made available for the formation of extended main structures.

22. (New) The method of claim 1, wherein main trench structures are imaged onto the surface of the semiconductor substrate by means of an exposure device with the x, y axes of the surface grid parallel to the crystal faces of the semiconductor substrate that are less resistant to etching.

23. (New) The method of claim 22, wherein prior to said imaging, a mask having a rectangularly patterned mask layout of the large structure is oriented in accordance with the crystal faces of the semiconductor substrate that are less resistant to etching.

24. (New) The method of claim 1, wherein a semiconductor wafer is provided as the semiconductor substrate and a marking identifying a crystal orientation of the crystal lattice is provided at or on the semiconductor wafer.

25. (New) The method of claim 24, wherein said crystal orientation represents the orientation of the crystal faces that are less resistant to etching is identified by the marking.

26. (New) The method of claim 25, wherein said marking is used for orienting a patterned mask.

27. (New) The method of claim 1, further comprising providing the main trench structures at the surface of the semiconductor substrate with an oval cross section.